
IDT70V7319S
High-Speed 256K x 18 Synchronous Bank-Switchable Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
Timing Waveform of Read Cycle for Pipelined Operation
( ADS Operation) (PL/ FT 'X' = V IH ) (2)
t CYC2
CLK
CE 0
t CH2
t CL2
t SC
t HC
t SC
t HC
(3)
CE 1
UB / LB
R/ W
t SB
t SW
t SA
t HB
t HW
t HA
t SB
(5)
t HB
ADDRESS
(4)
An
An + 1
An + 2
An + 3
(1 Latency)
t CD2
t DC
DATA OUT
t CKLZ
(1)
Qn
Qn + 1
t OHZ
t OLZ
Qn + 2
(5)
OE
(1)
t OE
5629 drw 06
Timing Waveform of Read Cycle for Flow-through Output
(PL/ FT "X" = V IL ) (2,6)
t CYC1
CLK
CE 0
t CH1
t CL1
t SC
t HC
t SC
t HC
CE 1
t SB
t HB
(3)
BE n
R/ W
t SW t HW
t SA
t HA
t SB
(5)
t HB
ADDRESS
(4)
An
t CD1
An + 1
t DC
An + 2
An + 3
t CKHZ
DATA OUT
Qn
Qn + 1
Qn + 2 (5)
NOTES:
OE
(1)
t CKLZ
t OHZ
t OLZ
t OE
t DC
5629 drw 07
1. OE is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
2. ADS = V IL , CNTEN and REPEAT = V IH .
3. The output is disabled (High-Impedance state) by CE 0 = V IH , CE 1 = V IL , UB / LB = V IH following the next rising edge of the clock. Refer to
Truth Table 1.
4. Addresses do not have to be accessed sequentially since ADS = V IL constantly loads the address on the rising edge of the CLK; numbers
are for reference use only.
5. If UB / LB was HIGH, then the appropriate Byte of DATA OUT for Qn + 2 would be disabled (High-Impedance state).
6. "x" denotes Left or Right port. The diagram is with respect to that port.
11
6.42